Processor Architecture

Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithm

Cardiology / Processor Architecture / Wavelet Transforms / Case Study / Power Consumption / Design Methodology / Low Power Consumption / Low Power Electronics / Microcomputers / OPTIMIZATION TECHNIQUE / Dynamic Voltage and Frequency Scaling / Power Optimization / Embedded System / High Efficiency / Continuous wavelet transform / Power Gating / Ultra Low Power / Design Methodology / Low Power Consumption / Low Power Electronics / Microcomputers / OPTIMIZATION TECHNIQUE / Dynamic Voltage and Frequency Scaling / Power Optimization / Embedded System / High Efficiency / Continuous wavelet transform / Power Gating / Ultra Low Power

Co-design by Parallel Prototyping: Optical-Flow Detection Case Study

Processor Architecture / Optical Flow / Case Study / High performance / Embedded System

A multiprocessor self-reconfigurable JPEG2000 encoder

Computer Architecture / Field-Programmable Gate Arrays / Processor Architecture / Hardware / Field Programmable Gate Array / JPEG / IPDPS / Multi-threading / Embedded System / Dynamic Reconfiguration / JPEG / IPDPS / Multi-threading / Embedded System / Dynamic Reconfiguration

Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithm

Cardiology / Processor Architecture / Wavelet Transforms / Case Study / Power Consumption / Design Methodology / Low Power Consumption / Low Power Electronics / Microcomputers / OPTIMIZATION TECHNIQUE / Dynamic Voltage and Frequency Scaling / Power Optimization / Embedded System / High Efficiency / Continuous wavelet transform / Power Gating / Ultra Low Power / Design Methodology / Low Power Consumption / Low Power Electronics / Microcomputers / OPTIMIZATION TECHNIQUE / Dynamic Voltage and Frequency Scaling / Power Optimization / Embedded System / High Efficiency / Continuous wavelet transform / Power Gating / Ultra Low Power

Customized Exposed Datapath Soft-Core Design Flow with Compiler Support

Processor Architecture / Software Development Tools / Design Space Exploration / Field / Programming language

CoDeNios: a function level co-design tool

Processor Architecture / Design Tool / Automatic code generation

A Scalable and Programmable Simplicial CNN Digital Pixel Processor Architecture

Computer Architecture / Image Processing / Digital Circuits / Sensor Arrays / Processor Architecture / Cellular Neural Networks / Chip / Cmos Image Sensor / Cellular Neural Network / Electrical And Electronic Engineering / Binary Images / Pixel / Cellular Neural Networks / Chip / Cmos Image Sensor / Cellular Neural Network / Electrical And Electronic Engineering / Binary Images / Pixel

Retargetable code generation for application-specific processors

Information Systems / Distributed Computing / Software Development / Processor Architecture / DSP / expert System / Code Generation / Instruction Set Architecture / VLIW / Embedded System / Instruction Level Parallelism / expert System / Code Generation / Instruction Set Architecture / VLIW / Embedded System / Instruction Level Parallelism

Copyright © 2017 DATOSPDF Inc.